JPS6150343B2 - - Google Patents

Info

Publication number
JPS6150343B2
JPS6150343B2 JP57150982A JP15098282A JPS6150343B2 JP S6150343 B2 JPS6150343 B2 JP S6150343B2 JP 57150982 A JP57150982 A JP 57150982A JP 15098282 A JP15098282 A JP 15098282A JP S6150343 B2 JPS6150343 B2 JP S6150343B2
Authority
JP
Japan
Prior art keywords
address
instruction
branch
buffer
branch destination
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57150982A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5940387A (ja
Inventor
Kazutoshi Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57150982A priority Critical patent/JPS5940387A/ja
Publication of JPS5940387A publication Critical patent/JPS5940387A/ja
Publication of JPS6150343B2 publication Critical patent/JPS6150343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP57150982A 1982-08-31 1982-08-31 仮想記憶制御方式 Granted JPS5940387A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57150982A JPS5940387A (ja) 1982-08-31 1982-08-31 仮想記憶制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57150982A JPS5940387A (ja) 1982-08-31 1982-08-31 仮想記憶制御方式

Publications (2)

Publication Number Publication Date
JPS5940387A JPS5940387A (ja) 1984-03-06
JPS6150343B2 true JPS6150343B2 (en]) 1986-11-04

Family

ID=15508696

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57150982A Granted JPS5940387A (ja) 1982-08-31 1982-08-31 仮想記憶制御方式

Country Status (1)

Country Link
JP (1) JPS5940387A (en])

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0225878U (en]) * 1988-08-05 1990-02-20

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62242255A (ja) * 1986-04-15 1987-10-22 Nec Corp 情報処理装置
JPH02230348A (ja) * 1989-03-02 1990-09-12 Nec Corp 情報処理装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5931148B2 (ja) * 1980-03-24 1984-07-31 富士通株式会社 デ−タ処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0225878U (en]) * 1988-08-05 1990-02-20

Also Published As

Publication number Publication date
JPS5940387A (ja) 1984-03-06

Similar Documents

Publication Publication Date Title
JP3618385B2 (ja) データをバッファリングする方法およびそのシステム
JP2722523B2 (ja) 命令先取り装置
KR960001946B1 (ko) 우선 변환 참조버퍼
JP2618175B2 (ja) キャッシュ・アクセスのための仮想アドレス変換予測の履歴テーブル
JP2565648B2 (ja) 変換索引バッファのコヒーレンス維持方法及びシステム
JP4815539B2 (ja) フレーム管理を有する動的アドレス変換
JP4275884B2 (ja) 微細粒度変換判別
US9817762B2 (en) Facilitating efficient prefetching for scatter/gather operations
JPH04232551A (ja) 多重仮想アドレス変換方法及び装置
EP0381470A3 (en) Processing of memory access exceptions along with prefetched instructions within the instruction pipeline of a virtual memory system-based digital computer
JPH07160580A (ja) プロセッサ、キャッシュ、およびエイリアシングが発生するのを防ぐための方法
CN114528023A (zh) 具有寄存器直接分支并使用指令预加载结构的计算机处理器
KR20080095253A (ko) 변환 색인 버퍼 조작
JPH06236353A (ja) マルチプロセッサ・コンピュータ・システムのシステム・メモリの並行性を増大する方法およびシステム
US5226138A (en) Method for selectively transferring data instructions to a cache memory
KR100204024B1 (ko) 페이지 경계에 걸리는 분할 라인을 한 사이클에 억세스할 수 있는 컴퓨팅 시스템
EP0173909B1 (en) Look-aside buffer least recently used marker controller
JPH0773104A (ja) キャッシュ・システム
JPS6150343B2 (en])
EP0212129A2 (en) Method of updating information in a translation lookaside buffer
US6134699A (en) Method and apparatus for detecting virtual address parity error for a translation lookaside buffer
JPS5940386A (ja) 仮想記憶制御方式
JPH04245334A (ja) 情報処理装置の命令先読み制御方式
JPS6051947A (ja) 仮想記憶計算機における命令先取方式
JPH0235331B2 (en])